INTRODUCTION
CMOS scaling and configurability of all-digital phaselocked loops (ADPLL) have spurred significant development in its architectures and building blocks. Traditionally, to achieve low in-band phase noise, a fine-resolution time-to-digital converter (TDC) with at least one oscillator period of dynamic range is required [1] . With such a wide range, it is usually one of the most power-hungry building blocks in the ADPLL. Moreover, high linearity is essential in avoiding significant inband spurious tones. Recent publications show significant interests in the use of a digital-to-time converter (DTC) in ADPLLs, e.g., a reference delay technique to reduce the TDC detection range [2, 14] , dithering reference phases to suppress spurs in near integer-N channels [3] , etc. Recent publications also adopt DTC for the use in subsampling PLLs or ADPLLs to achieve fractional-N operation, which require high resolution with wide dynamic range [4, 5] . The dynamic range of DTC can be relaxed using multi-phase outputs from DCO divider [5] . Furthermore, it can be significantly reduced with an assistance of phase interpolator (PI) in the feedback path (e.g., quadrature divider and 4-bit PI can reduce required dynamic range of a 5 GHz oscillator from 200 ps to 3 ps) [5] . Consequently, the design of low-power DTC with fine resolution and good linearity becomes increasingly important for modern frequency synthesizers.
A conventional DTC is based on a delay of inverter/buffer [2] . However, this approach suffers from limited resolution and high-power consumption due to a large number of delay cells. Recent developments of high-resolution DTCs usually address two main components, i.e., input/output buffers and delay generation part. The input buffer is used to drive the delay generation circuit and the output buffer is used to drive the output load. The delay generation part is digitally controlled to regulate the desired time delay. When comparing different DTC architectures, the main differences are in the delay generation circuits. One popular method to use is a variable-slope method, in which the delay is regulated by a variable voltage ramp which drives a threshold comparator. The slope of the voltage ramp is tuned through tunable capacitances and resistances. Even though fine resolution <500 fs can be achieved [4, 7] , conventional DTCs based on the variable-slope method suffer from poor linearity due to nonlinear relationship between propagation delay and input ramp time [8] . This problem can be suppressed by exploiting a constant-slope method, which generates voltage ramps with different starting voltages. As shown in Fig. 1(a) , the slope is maintained and it ideally produces a linear relationship for a constant delay after a threshold comparator. Despite the significant improvements in resolution and linearity, the main power contributor in [8] is the current DAC which consumes over 1 mW.
We propose a DTC featuring high resolution and high linearity using a passive DAC in the constant-slope architecture. By exploiting a capacitor-based DAC (C-DAC) as part of the ramp generator, the power consumption is significantly reduced while maintaining comparable performance in terms of resolution and linearity. In this work, a fringe capacitive array is used as the DAC for regulating the supply of ramp generator with high resolution and good matching. The DAC output further drives the threshold comparator to convert the starting voltage experiencing the constant slope drop into a variable delay with extremely fine resolution, as shown in Fig. 1(b) . Similar to the case when C-DAC is applied in Successive Approximation Register Analog-to-Digital Converter (SAR-ADC) [9, 10] , due to its mostly passive structure, it consumes significantly lower power when compared to any of previous DTC architectures while achieving high resolution with good linearity due to good matching of the layout geometry [10] .
II. DESIGN OF PROPOSED DIGITAL-TO-TIME CONVERTER (DTC)
Thanks to the constant-slope and charge sharing techniques, the proposed DTC architecture is best suited for ultra-low power (ULP) and low-voltage (LV) environments. In a constant-slope DTC, the delay generation part is implemented using a ramp generator and a threshold comparator, in which the latter is realized based on a simple inverter. In contrast, in [8] the ramp generator is composed of a Current-DAC (I-DAC), a resistor, a pulse generator and a current mirror, as shown in Fig. 1(a) , ultimately consuming considerable of power.
In this work, a C-DAC-based constant-slope ramp generator is proposed to modulate the power supply directly, as shown in Fig. 1(b) . The output of ramp generator drives the threshold comparator to generate the time delay corresponding to how much the initial voltage deviates from the ideal supply (V DD). Here we use a straightforward CMOS inverter due to its compact size and low power consumption. The detailed schematic of the proposed DTC is shown in Fig. 2 . Since the capacitor array and switch are passive, the inverter cell is the only active powerconsuming block in the ramp generator. Instead of using the I-DAC and the resistor to generate the start voltage of ramp generator, as in Fig. 1(a) , the proposed design lets the ramp start around the supply voltage (VDD) and then regulates the initial voltage (Vcap) through the charge re-distribution technique from the fringe-capacitor array. Energy consumed by switching the input digital code and the enable/disable signal for transmission gate are negligible and the main power consumption only flows from the input of the transmission gate to the ramp inverter, which is also known as the charge-sharing technique. The timing diagram of the proposed DTC is shown in Fig. 2 and it operates as follows:
Specific Timing Considerations: Compared to the conventional DTCs, there is one extra control signal whose timing should be taken care of here, i.e., the control signal EN for the transmission gate. Since it affects the next cycle operation, together with the DTC delay control word, D<N:0>, the rising edge EN should come after the DTC input's rising edge. Δtr is the time to allow the ramp inverter output, Vramp, to drop to ground, thus settling before EN rises. After the transmission gate is enabled, Vcap is preset to VDD. After the transmission gate is turned off, the charge stored on the C-DAC capacitor array is (C0+K*Cu)*VDD where, C0 is a fixed capacitance, Cu is the unit capacitance of C-DAC and K represents the number of such chosen units. Δtf is reserved for the transmission gate to be disabled completely. After D<N:0> is reset to zero, the stored charge is shared over C0+Ca. (Ca is the total capacitance of the capacitor array, i.e., K=max) and Vcap drops to VDD-K, which is the initial voltage for the ramp. When the next DTC input arrives, the falling edge of Vramp drops from VDD-K to ground.
III. CIRCUIT IMPLEMENTATION
The proposed DTC contains two main blocks: the input/output buffers and the delay generation block, which consists of the ramp generator and the threshold comparator. In this design, the input buffer is sized relatively large since it is critical for phase noise contribution. On the other hand, the proposed ramp generator is made up of the transmission gate, the capacitor array and the ramp inverter. Their circuit designs are discussed below.
1) C-DAC-based Ramp Generator
The size of transmission gate is carefully chosen to minimize its on-resistance and to reduce settling time for Vcap so that it does not limit the operating speed of the DTC.
The implementation of capacitor array of small unit values is important to achieve high power efficiency and high accuracy. In this work, similar to the use in [9] , a custom-designed metaloxide-metal (MOM) capacitor of a small value is used, as shown in Fig. 4 . In this design, the unit capacitance is laid out using Metal-2 to Metal-7 with 0.05μm width and 7.2 μm length. The layout extraction reveals a unit capacitance of 6.3fF. The fixed capacitor (C0) is built as a MOM capacitor from the PDK with a value of 9.43 pF. The capacitors occupy majority of the core area. The power consumption and area could potentially be reduced with smaller capacitors since it is the ratio between the total capacitance of the capacitor array Ca over the constant capacitance of C0 that determines the Vcap variation range, rather 
In the layout, Metal-1 and Metal-2 are not used in C0 in order to reduce the substrate interference. The ramp inverter size should not be overly large as to avoid large self-parasitic capacitance. Without a cascade structure in the ramp inverter, the proposed DTC is more suitable for low supply voltage. In the layout, guard-ring is used for noise isolation.
2) Threshold Comparator
The size of the inverter is optimized to slow down the input ramp and to cover the desired dynamic range using a relatively large size. The threshold voltage (Vth) of this comparator can be adjusted through sizing of PMOS and NMOS in order to ensure enough margin from Vst,min. Moreover, the chosen comparator size can provide enough driving capability to its following output buffer.
IV. EXPERIMENTAL RESULTS
To demonstrate the effectiveness of the proposed DTC idea, it has been implemented in TSMC 28-nm LP CMOS. Fig. 5 shows the die microphotograph and chip core layout. The effective DTC area is 0.004mm 2 . When operating at 1.0V supply, it consumes only 15μW while running at 40MHz. Since the supply is common, power breakdown of each building block is derived from simulations. The input buffer dominates more than half of the total power. The transmission gate consumes 7% of power due to one inverter generating the complementary control signal ENB. Ramp inverter and comparator both consume 11% of power.
To measure the DTC nonlinearity, a sensitive frequency domain method was adopted from [12] , and is shown in Fig. 5(c) . A digital control block is provided to generate periodic digital control codes modulating the DTC delay. The spurious tone level then corresponds to the resolution. Similar to the method in [12] , the DTC output is divided by 2, yielding a 20MHz square wave as the output. The spectrum is measured using Agilent E4405B ESA-E. The relation between the spur level and the relative time can be expressed as:
In which, is the delay difference between two different control codes D1<4:0> and D2<4:0>; is the period of DTC input clock;
is the fundamental frequency of the divided DTC output; is the frequency of the code waveform. As shown in Fig. 7 , referring to the fundamental frequency at 20 MHz, the relative spur level at 5 MHz offset frequency is -107.6 dBc when the DTC control codes are modulated with one The measured phase noise of the divided DTC output shows an integrated jitter of 1209 fs, which is limited by the input buffer, as per post-layout simulations. Avoiding the use of cascode MOSFETs in the proposed DTC makes it more suitable to a low supply voltage. It is verified through measurements that when operating at 0.76 V, the DTC consumes only 8.6 μA (i.e., 6.5 μW).
The key performance metrics of the proposed DTC are compared in Table I with state-of-the-art DTCs. It can be observed that the constant-slope DTCs can achieve fine resolution and excellent linearity. In this work, the proposed DTC maintains such performance while consuming significantly less power. To fairly compare the proposed work with other publications, the INL of the DTC is normalized to the product of input frequency and range as a figure-of-merit (FoM). Note that in [8] , INL is normalized to the range but power consumption and input frequency have not been included. As a result, the proposed DTC achieves an FoM of 8.5fJ, which appears to be the best to our knowledge. As the very first demonstration of the proposed idea, the range only covers 5 bits, thus limiting its applications to a few cases, such as dithering and PI assisted synthesizer [5] . However, the C-DAC range can be easily extended to more bits, e.g. 8 bits, thus showing good potential for widened use in modern low-power frequency generation.
V. CONCLUSIONS
In this paper, we have proposed a high-resolution and ultralow-power DTC. When operating at 1V, it achieves 103fs resolution at 15μW drained power. Benefiting from the constant slope operation, the DTC achieves 75fs INL. The proposed DTC makes use of a simple inverter structure with scalable passive capacitor array as a DAC. It can offer high resolution with good linearity while consuming extremely low power which is suitable for the Internet-of-Things (IoT) applications. 
